Abstract-Short, medium, and long on-chip interconnections having linewidths of 0.45-52 m are analyzed in a five-metallayer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses, and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to achieve minimum delay and contain crosstalk for local and global wiring. Conditional expressions are given to determine when transmission-line effects are important for accurate delay and crosstalk prediction.
When are Transmission-Line Effects Important for On-Chip Interconnections?
I. INTRODUCTION
A S PROCESSOR cycle times become shorter and chips become larger and more complex, the performance of on-chip interconnections becomes more important. System integration on large dies transfers the package wiring on chip. Transmission-line properties of on-chip wiring need to be taken into account due to the long lengths and fast rise times encountered. The traditional lumped-circuit representation is no longer adequate, since it results in substantial underestimation of both crosstalk and delay. However, onchip interconnects have unique characteristics, namely very high capacitive and inductive coupling and resistive losses, and very nonuniform transmission-line structures [1] .
In this paper, we take a close look at the specific challenges of using short, medium, or long interconnections with linewidths from 0.45 to 52 m. The relevance of transmissionline effects is explained, design guidelines are formulated for each category, and the performance-limiting parameters are highlighted. The short local wiring with the highest density are shown to be affected by the large capacitance and capacitive coupling to adjacent neighbors that generate excessive datapattern-dependent delay and delay variation. The medium and long lines are mostly limited by the capacitive and inductive coupling, causing excessive crosstalk, especially when these lines are driven by larger devices (low-impedance drivers).
The delay on very long low-resistance lines strongly depends on the accurate prediction of both the resistance and inductance of the current return path in the power buses surrounding them. Examples will be given for each of these cases.
II. SHORT LOCAL WIRING
The majority of on-chip wiring is comprised of local circuit connections which have maximum lengths of 1-3 mm. Such lines use the minimum widths and spaces dictated by the technology. These lines are driven by small devices with a large effective impedance compared to the line . In such cases, the interconnects appear as lumped capacitive loads. As the circuit speeds increase, the interconnection delays start exceeding the logic block delays. The small wiring cross sections result in very high line resistance . For frequencies for which (1) and most on-chip wiring is represented by circuits. For very short lines and slow devices, a single section has been generally used [2] . As the line lengths and circuit speeds increase (the wavelength decreases), distributed -section representation has to be used for accurate delay predictions. The following approximate formula has been traditionally used for short lines [2] : Delay (2) where represents the total capacitive load seen by the driver circuit, which is approximated to have a constant impedance and , or line capacitance plus load capacitance. Delay in (2) is the sum of gate delay and interconnect delay. In the case of short lines driven by small devices with large , the first term in (2) dominates. Moreover, the distributed -circuit representation assumed by (2) predicts a delay that increases in proportion to the square of the line length . Short, very dense lines have very large capacitive coupling to adjacent wiring. This makes the delay data-pattern dependent. Depending on the direction of the voltage on the adjacent wiring, the effective capacitance of the line, , will be either (for in-phase switching pattern, with three adjacent symmetric lines (for no adjacent switching 0 0 0018-9480/97$10.00 © 1997 IEEE pattern), or (for out-of-phase switching with pattern). The larger the capacitive coupling, the larger the delay variation on such interconnections.
An example is given in Fig. 1 for lines with 0.9-m widths and spaces, 0.84-m thickness, and built in a five-layer structure with AlCu metallization and SiO insulator. The lines have resistance /cm, capacitance pF/cm, and . The delay is plotted for lengths up to 10 mm and for two types of drivers with effective impedance of 50 and 366 . The two driver circuits use devices with width-tochannel length ratios for the -channel FET (NFET) of 220:1 and 30:1, respectively. The devices are built using CMOS technology with effective channel length m and a 2.5-V swing. The data-pattern-dependent delay variation for 2-mm-long lines is 49%, and 42% for a 366--driver and increases dramatically with length. For a 500-ps upper bound on interconnect delay, the maximum usable length is only 3 mm for the smaller driving device, while it increases to 7 mm for the larger device. However, the smaller device is much more representative due to chip area and power limitations. In this case, the initial signal sent along the wiring is only , which means that several round trips are needed for the signal to approach the steady-state level. The rise-time at the end of a 2-mm line is 337 ps, while the driver signal has 60-ps transition. Even for a low-impedance driver circuit, the delay is increasing rapidly with length due to the very high resistive loss. The simulated results shown in Fig. 1 are based on distributed -circuit representation. For the 0.9-m-wide lines, the ratio is in the range of 0.5-4.7 for -mm, where 53 . It is shown in [3] that the voltage on a long, uniform, lossy transmission line excited by a unit step can be expressed as
where is a slowly rising modified Bessel function [4] . For low resistance lines, is small and the first term dominates. The line behaves like an circuit with fastrising response. As exceeds , the second term starts dominating, and the rise time is slowed down, similar to the response of a slower circuit. The delay on such lines increases exponentially with length unlike the approximate prediction of (2) .
However, in the case of the lines of Fig. 1 even for a lowimpedance driver , there will be very little difference in delay prediction when a distributed -circuit representation is used instead of the accurate distributed approach. The waveforms predicted by an -circuit and a transmissionline treatment are different, but they will cross the switching threshold at very similar times because the slow resistive line behaves like an -circuit [3] . However, the faster signals obtained with the larger devices generate much higher crosstalk in proportion to , but mostly , as shown in Fig. 2 . For a 20% noise budget (500 mV), for example, for the , the maximum usable length drops to mm compared to the mm dictated by the maximum delay of 500 ps. The optimum design has to balance the need for fast signals with small delay, small delay variation, and short risetimes, with the containment of all the noise sources such as crosstalk, onchip simultaneous switching noise, device switching threshold variation, and power supply tolerance. This is not the practice today. Performance-driven routers need to be developed that take into account several performance criteria simultaneously, not just delay.
III. SCALING OF LOCAL WIRING
The key parameters that limit the performance of short wiring are line capacitance and capacitive coupling . The 0.9-m-wide lines with 0.9-m-separations have pF/cm and . The line and interlayer dielectric thicknesses are 0.84 and 1.2 m, respectively. The width-tothickness metal ratio is 1.07. The delay is 227 ps 49%, 42% for and mm. Assume the linewidth and space are shrinking to 0.7 m. This results in a widthto-thickness ratio of 0.83 and 22% increase in wiring density.
increases to 0.33 and pF/cm due to the larger . For a line length mm, the delay increases to 239 ps, 62%, 49%. The worst case delay increases by 15% (from 337 to 386 ps). It is difficult with the present fabrication techniques used for AlCu/SiO material set to shrink the layer thicknesses as the linewidths are reduced. The consequence is a scaling trend where the linewidth-to-thickness ratios are much less than unity. A 0.45-m groundrule case, with thickness of 0.73-and 0.9-m-thick dielectric, has and width-to-thickness ratio of 0.62. Line capacitance is pF/cm and delay variation is 72%, 54%. Worst-case delay increases to 420 ps, which then drastically limits the maximum usable length.
In a five-or six-layer structure, there could also be significant vertical coupling between lines traveling in the same direction. This effect is especially strong when utilization of orthogonal channels is low, when lines on adjacent layers overlap (wrong-way routing) or when short lines couple to wider less resistive lines on upper layers that generate significant crosstalk, since signals propagate with faster risetimes along them.
In order to achieve higher wiring densities in the future, a following design guideline is useful for the short wires that have /cm. The goal should be to keep pF/cm and . These restrictions imply technology improvements. Width-to-thickness conductor ratios close to unity (square cross section) require a fabrication technique that can generate thin metal and dielectric layers with small tolerances.
can also be lowered by lower dielectricconstant insulators used in the conductor layer. Overall lower dielectric-constant insulators lower and, therefore, reduce delay and total chip power.
IV. MEDIUM-LENGTH LINES
In order to increase the maximum usable length, wider less resistive lines are used for medium-length interconnections. Table I and Fig. 3 show examples for lines with widths 2-2.7 times the minimum groundrule (0.9 m), or 1.8 and 2.4 m, that have /cm. The delay of wider lines with higher capacitance is larger because of the dominance of the first term in (2) when . Table I shows a maximum usable length limit of mm for the 1.8-m-wide lines with 0.9-m separation. Such lines are not adequately utilized unless lower impedance drivers , as shown in Fig. 3 , are used ( mm for in Table I ). The 2.4-m-wide lines with /cm show the smallest delay for compared to the 1.8-m-( /cm) and 0.9-m-wide lines ( /cm). The improvement in delay afforded by the less resistive lines driven by larger devices with low-impedance , however, has to be balanced against the allowable crosstalk budget. Fig. 4 shows the simulated crosstalk for the 1.8-m-wide lines (0.9-m separation) for two types of drivers and for 25% and 50% orthogonal loading cases. The increase in from 0.25 to 0.29 results in higher noise. The small line-to-line separation of 0.9 m, reduces from 8 to 1 mm. , however, can be increased to 10.5 mm for a separation of 1.8 m where (Table I) . Once the crosstalk limitation is eliminated, the resistive losses will dominate because the term in (3) becomes greater than unity and the second term begins to dominate.
It should be noted that in the case of the narrow lines with small separations, the capacitive coupling will not significantly change with orthogonal wiring utilization. For a 0.54-m-wide line case, with 0.54-m separation, 0.73-and 0.9-m metal and dielectric thicknesses, respectively, only changes from 0.38 to 0.33 for 0% and 50% loading (in layers above and below), respectively. For wider lines and separations, the loading has larger impact. For 0.8-m widths and separations, (3) is present at the beginning of the transition, before the -like behavior takes over. The faster part will also generate higher crosstalk, which is not predicted adequately by a distributed circuit. The far-end-noise (FEN) monitored at the end of the quiet line, far from the driver, has a positive peak higher than 2.5 V, which is proportional to the difference [3] and is not present for the simulation that omits inductive coupling. The width is proportional to the initial fast transition. The negative peak, lower than 2.5 V, is due to the reflected noise from the near-end of the quiet line, is wider, and is proportional to , but is primarily determined by the contribution. This is the backward traveling noise [3] . Fig. 6 plots the discrepancy in crosstalk prediction when inductive coupling is not taken into account. Note in Fig. 5 that both distributed and representations predict similar delays. The input signal at the driver end shows large discrepancies in waveforms because a transmission-line representation is accounting for the effective Thevenin equivalent-circuit signal generation predicted by the ratio , which is not considered by the circuit. The output waveforms, although different in shape, cross the threshold at similar times. The width of the reflected noise from the near-end of the line is proportional to twice the propagation delay on the line and the time constant of the circuit formed by the line impedance, the driver impedance, and the load. In Fig. 5 , the noise returns to the steady-state level of 2.5 V after about 400 ps. Such wider noise signals have a higher probability of overlapping with other noise sources in the incident-switching time window. By contrast, the narrow initial noise pulse will not be fully detected by a receiver circuit, and its effect on noise budget depends on the bandwidth of the receiver device.
The wider lines that have lower resistance can propagate fast signals on longer lengths when driven by low-impedance drivers. They should have proportionally larger line-to-line separations (separation should be larger than the insulator thickness that result in lower crosstalk. Such lines would also benefit from somewhat thicker interlayer insulators, as was recommended in [5] . We recommend to control such that -. For the examples given with m, m, m, and m, is 0.23, 0.11, and 0.15, respectively, and is 0.65, 0.32, and 0.54. Inductive coupling should be taken into account to avoid noise underestimation.
V. LONG LINES
Long lines fall primarily in three categories: data-buses, control, or clock. Control lines could exceed one-chip-edge in length, travel alone, but could have large fan-outs. Data lines between central processing unit (CPU) and cache travel in groups, generally have half-a-chip-edge in length, and have a small load at the receiver. Such lines synchronously operate and are designed for minimum path delay over fairly long lengths. They represent a small fraction of the total number of on-chip nets and, therefore, can be placed on the thicker topmost layers. They share real estate with the very wide power buses. Due to their synchronous and possible in-phase data pattern, line-to-line separation is generally designed to ensure containment of crosstalk. We recommend to have and to keep . Most often, the top metal layer is not planarized to reduce fabrication cost. The undulatory topography results in large variation of the linewidths and can increase line capacitance when compared with a planar process (such increase was shown to be as large as 35% [1] ). Once again, such lines benefit from the use of thicker interlayer insulators as highlighted in Fig. 7. 2 .7-and 6.3-m-wide lines are driven by devices having an effective impedance of 11-275 for mm. The wider line has lower resistance and /cm for the and m, respectively) but the capacitance is higher by a factor of 2.5 compared to the narrow line case. The line impedance is then too low, or the capacitive load on the driver is too high [as seen from (2)] and the more resistive lines can propagate faster signals. The 6.3-m-wide line is also modeled on top of a 2.1-m-thick insulator, which then results in much lower delay with its capacitance being equal to that of the 2.7-m line above a 0.9-m-thick layer. The delays are very similar in this case. The 2.7-m-wide lines with 3.6-m separation ( 0.06) can be used up to 16 mm with for a maximum delay of 500 ps (Table I) . Once again, the faster signals obtained with larger size driver circuits generate larger crosstalk on adjacent quiet lines. Fig. 8 plots the crosstalk at the far end of the quiet line for the 2.7-and 6.3-m-wide lines of Fig. 7 when distributed and circuit representations are used. The discrepancy in crosstalk prediction is most significant for the low-impedance driver cases. In these simulations, both the active and quiet lines are driven by the same size devices and small loads are assumed at the receiver end. While such wide lines on a top layer are designed with wide separations for intralayer crosstalk containment, the distance to layers underneath is relatively small and can result in substantial vertical coupling. Fig. 9 shows such an example of parallel 4.8-and 2.7-m-wide lines on the topmost layer and two layers below, respectively. The crosstalk is shown to be less that the 500-mV maximum budget for mm. The line on the top layer is driven by a low-impedance 50-driver, which will make possible the propagation of very fast signals. Once again, the distributed -circuit representation which accounts for both capacitance and inductive coupling is essential for correctly estimating the crosstalk.
Clock lines are single lines with cluster configuration. They start from centrally located buffers and have branches of the cluster extend to the edges of the chip. Each branch can be about half-a-chip-edge in length. A clock driver typically drives several such branches with equal delay for all positions on the chip. Each branch, whether a tree or grid layout, has a very large number of fan-out loads. Clock lines may drive thousands of circuits per branch, which means the feeding branch has to have a lower than the equivalent fan-out connections in order to provide first incidence switching. The driver circuit size is quite large in order to have and tapered line segments are sometimes used in tree structures. Grids rely on duplication of many drivers. The critical design issues are controlled cross section across the chip, low resistance, low capacitance or high , and isolation from other signal lines. Clock lines can generate unwanted in-plane and interplane crosstalk and common-mode noise. The reference current return path may be custom designed in order to control line characteristics and the return-path resistance should be a small fraction of total line resistance. Based on extensive analysis, we recommended to design these lines such that the return-path effective resistance is less than one quarter of the total effective resistance. Such a guideline is independent of the technology used. Using thick layers without correspondingly thick insulators results in very highcapacitance (low-) lines that propagate slow signals and are TABLE II hard to drive. Slow signals also have larger delay variation, thus adding to clock skew. Fig. 10 shows a typical clock wiring design placed in the uppermost metal layer. The line is 51.9-m wide, has /cm, , and pF/cm. It is placed 20-m away from the low resistance current return reference bus (130.5-m wide). The line will then depend quite strongly on the presence of the narrow power buses (4.5-m wide) on the layers underneath, since they are much closer to the clock line than the 130.5-m-wide current return bus. The absence of the two power buses underneath the line would increase the inductance by a factor of two. However, it is also important to realize that the return-path resistance is quite high in this case. The narrow power buses have much higher resistance than the line resistance, unlike the case for the narrower lines discussed in the previous sections. Typical power bus widths are 2.7-4.5 m, with metal thickness around 0.84 m and -/cm. The effective line resistance is twice the of the signal line, /cm for the example shown in Fig. 10 with /cm for the signal line. Signal propagation on these clock lines is shown using both a distributed -circuit and an -circuit representation. For the circuit, two cases are considered: with, ( ), and without, ( ), the contribution of the return-path resistance. -circuit representation is calculated with or without, frequency-dependent parameters. For the case, the and is used over the entire frequency range dc 10 GHz. Table II shows the results for -mm-long lines driven by an 11--impedance driver cir- Table II ). Simulations are shown for 11-impedance driver, l = 5 mm, and with RLC(f) (solid), RLC (dash), (R dc + R GND ) C (dot), and (R dc C) (dot-dash) circuit representations.
cuit for 29.4-and 7.5-m-wide lines. The distributed (50 subsections) representation underestimates path delay by 37%-42% compared to the accurate representation. The or circuit is quite close to the exact simulation and so is the circuit for the wider slower line. This indicates the importance of including and controlling the return-path resistance. It can be seen that the wider lines are fairly resistive, with and unable to propagate extremely fast signals even when driven by very low-impedance drivers. Once again, the signal on the narrower 7.5-m-wide lines, with lower and higher is faster than on less resistive lines that are wide m and have and large . The 7.5-m-wide has and propagates much faster signals. In this case, the inductance needs to be taken into account as well. Fig. 11 shows the simulated waveforms for the line with m. These lines show very typical LC-type of behavior. Fig. 12 shows the very slow signal propagation and multiple reflections caused by the small value of the ratio for the 51.9-m-wide lines. The wider lines have large capacitance, impedance lower than , and transmit slow -like signals. Table III summarizes the characteristics of the short, medium, and long lines discussed in the previous sections. The and terms of (2) and the of (3) are also calculated. The wave-propagation delay can be approximated by or . In a general case, , , and can all be frequency-dependent. Further, is not a constant, but increases along a resistive line, and when the line delay is shorter than the propagated risetime, several round-trip delays are needed before the signal reaches steady-state levels and full transition. In Table III , we assume that is a constant depending only on line length. In addition, (load is small) and . In all cases, includes the current return-path resistance in the power buses. All the examples are shown for lines of the 
VI. GUIDELINES FOR TRANSMISSION-LINE EFFECT CONSIDERATION

A. Delay Prediction Dependence on Inductance
We formulate a guideline to suggest when inductance is important for accurate delay prediction. In order to transmit fast signals that have -like behavior, the condition from (3) needs to be satisfied. This implies small resistive losses. However, in addition, the equivalent driver impedance should be less than the line impedance in order to inject most of the available energy into the line. This is equivalent to requiring that the gate delay be less than the interconnect delay, which can be approximated by from (2) for shorter lines. This condition corresponds to the dominance of the second term in (2) . We, therefore, require the gate delay to be less than the delay of the line and less than the wave-propagation delay. This condition then becomes or . The faster the propagated signal, the larger the discrepancy in delay prediction between and simulation. If the following conditions are met:
then the error in prediction between and representation will exceed 15%. The acceptable error limit will affect the limits defined in (4b) and (4d).
In Table III , the condition is only satisfied for lines with /cm. If, however, this is achieved only by widening of the signal conductors, increases rapidly and the condition is no longer valid. The signal propagation is slowed down as in the case of m. Such lines need thicker insulator layers to reduce and thus have higher . The difference in delay prediction is small for the wide lines in Table III . Only the 7.5-m-wide line with , and shows a large delay prediction error.
B. Crosstalk Prediction
The waveforms in Fig. 5 highlight the initial fast -like transition of the signals even for fairly resistive lines. This fast transition will generate additional crosstalk which is not accounted for by capacitive coupling alone. The matrices have to be used in the crosstalk simulation. Table III also  compares the crosstalk prediction difference for -circuit compared to -circuit representations. Even when delay prediction difference is small, the crosstalk discrepancy could be large. We formulate the following condition for when inductive coupling has to be taken into account in order for crosstalk prediction difference to be greater than 20% between and modeling:
(5a) (5b) (5c) with (5d)
These conditions imply that the lines can be quite resistive and the driver size can be fairly small for inductive coupling to generate substantial additional crosstalk. In fact, the crosstalk difference can exceed the 20% limit even for 0.9-m-wide lines ( /cm), but only for lines mm (not shown in Table III) when . While this is a large discrepancy, it is unlikely that the very narrow, 0.9-mwide lines would be driven by such low-impedance drivers in practical applications due to the large crosstalk shown earlier in Fig. 2 . Therefore, inductive coupling becomes relevant for wider lines, with m, or /cm. When such lines are driven by devices with , the noise increases with length for shorter lines and then slowly decreases as seen in Figs. 4, 6 , and 9. The shorter lines transmit the faster signals that generate larger noise. As the active signal slows down on longer lines and resistive attenuation is larger, the crosstalk decreases. The noise amplitude will be a function of or and the incident wave amplitude or the ratio . For , the noise increases monotonically with length as seen in Figs. 4 and 6 and will be a wide pulse that stays on for a large fraction of the cycle time. The incident signal reaches steady state very slowly and the time constant for the noise to return to steadystate level is large. Such lines exhibit only noise which is in the same direction with the switching transition on the active line (backward traveling noise). The narrow pulse-shaped forwardtraveling noise [3] is not present or very small. In all these cases, the active and quiet lines are driven by the same size devices, and peak noise is reported. Bandwidth limitations of various receiver circuits will affect the limits defined in (5b) and (5d).
VII. SUMMARY AND CONCLUSIONS
The performance limiting parameters have been highlighted for short ( /cm), medium ( /cm), and long lines ( /cm). Guidelines have been formulated for when inductive effects are significant both for delay and crosstalk prediction, and design recommendations were also given for each category. The conclusions are as follows. The short local wiring with the highest density and /cm are found useful for lengths less than 3 mm. As the scaling to smaller dimensions continues, the short wires will have resistance several times this value, but their behavior will stay the same. Their capacitance and capacitive coupling to adjacent neighbors are the limiting factors due to delay and delay variation. Such lines could benefit from lower in-plane dielectric-constant insulators, processes that allow close to a square (rather than tall) rectangular cross sections, and thinner interlayer insulators. Even a transition from SiO with to a polymer with translates into up to 25% performance improvement. The line-to-line capacitive coupling with the present approach of small width-to-thickness ratios renders these lines unscalable to smaller wiring pitches due to excessive data-pattern-dependent-delay variation. Future designs need to maintain pF/cm and . The medium-length lines with /cm can be used for lengths up to 10 mm if driven by low-impedance drivers and have wide line-to-line separations that result in low crosstalk . This is especially important as noise budgets are shrinking. Smaller devices use lower levels that could generate lower noise. However, signal transitions are faster, thus resulting in higher noise. In addition, processing tolerances for both the devices and interconnect layers, and larger variation result in overall noise budget reduction. Noise sources also have a higher probability of overlapping within the shorter cycle-time windows. Such lines need medium-thickness insulators [5] , lower resistivity metallization such as copper, and inductive coupling has to be taken into account to avoid noise underestimation. Based on our analysis we recommend to keep -. This ensures that the main noise contribution which is proportional to is not excessive. The additional noise generated by the term can then be minimized by providing a rich supply of power/ground buses. Once the crosstalk limitation is eliminated, the maximum usable length is only determined by resistive losses.
The longer lines, such as data-buses, control, and clock lines, with /cm, can propagate fast signals for lengths greater than 10 mm. Such lines need thick planar insulator layers to increase and reduce delay, wide lineto-line separations to reduce crosstalk, and low resistivity metallization to reduce resistive losses both in the line and the power buses surrounding them.
-circuit representation is necessary for both delay and crosstalk. In this paper, we recommend to keep . The control of the current return path in the reference buses is shown to be essential for minimizing clock skew and to ensure controlledimpedance transmission-line behavior. Vertical coupling needs to be carefully assessed, especially for these wider lines, and could be alleviated by the use of shielded structures. It is also important to monitor the rise and fall time dispersion at the receiver input. As the cycle times become narrower, slower transitions cannot be tolerated because they could reduce the steady-state logic levels and thus the noise margin. In addition, slow transitions increase the variation in the receiver switching time and thus increase cycle time. Such transitions have to be restricted to being less one third to one half the cycle time.
Present-day routers have delay as the only restriction. Performance-driven routers with built-in fast simulators that optimize driver size for the given loads before routing will become essential for the many hundreds of megahertz clock microprocessor chips. The performance parameters are delay, delay variation as a function of adjacent switching activity, propagated transitions at the receiver input, and crosstalk. Such routers can rely on either a database of wiring rules or have a very fast coupled-line simulator as a front end to the tool for estimation before routing. Both approaches require very powerful 3-D -line parameter extractors for the hundreds of thousands of on-chip wiring nets. (1974) (1975) (1976) (1977) , and guest editor of special issues (1972, 1973, 1988) . He was chairman of the 1983 International SolidState Circuits Conference, and chairman/co-chairman of the Symposium on VLSI Technology, the Symposium on VLSI Circuits, the Symposium on VLSI Technology, Systems, and Applications, in Taiwan R.O.C., and the Symposium on Low Power Electronics. He was Chair of the IEEE Technical Activities Board Technical Meetings Council (1993) (1994) , and is currently IEEE TAB Treasurer and Vice President of the IEEE Solid-State Circuits Society. 
